• proj_1 (based)
  • Synthesis -
    • Pre-mapping Report
      • Clock Summary
  • Place and Route -
    • Xilinx Timing Report (18:09 14-Mar)
  • Session Log (18:11 14-Mar)